Widely parameterizable high-level synthesis
Abstract
In recent years, HLS compilers are gaining increasing popularity. This popularity is due to the fact that FPGA chips can achieve higher computing power than traditional CPUs in fine-grained algorithms. The greatest development of compilers were in recent years. Both commercial and open solutions are being developed. The most difficult part of compilers are algorithms responsible for converting code from a high high level of abstraction to low. In commercial solutions, these algorithms are closed as a "black box" and open solutions have implemented rather simple algorithms. The article presents an alternative, open solution of a high-level synthesis compiler (HLS) implemented in Python with its algorithms. The compiler, based on Python's high-level functional description, generates a configuration that allows the creation of a given structure in the FPGA system during the synthesis process. The article describes the design methods, tools and implementation of the developed Python-VHDL compiler with examples of its use.
- Publication:
-
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018
- Pub Date:
- October 2018
- DOI:
- 10.1117/12.2502153
- Bibcode:
- 2018SPIE10808E..4DC