High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories
Abstract
- Publication:
-
IEEE Journal of Solid-State Circuits
- Pub Date:
- October 2002
- DOI:
- 10.1109/JSSC.2002.803045
- Bibcode:
- 2002IJSSC..37.1318T