Simulation of SEU transients in CMOS ICs
Abstract
An efficient computer simulation algorithm set, SITA, predicts the vulnerability of data stored in and processed by complex combinational logic circuits to SEU. SITA is described in detail to allow researchers to incorporate it into their error analysis packages. Required simulation algorithms are based on approximate closed-form equations modeling individual device behavior in CMOS logic units. Device-level simulation is used to estimate the probability that ion-device interactions produce erroneous signals capable of propagating to a latch (or an output node), and logic-level simulation to predict the spread of such erroneous, latched information through the IC. Simulation results are compared to those from SPICE for several circuit and logic configurations. SITA results are comparable to this established circuit-level code, and SITA can analyze circuits with state-of-the-art device densities (which SPICE cannot). At all IC complexity levels, SITA offers several factors of 10 savings in simulation time over SPICE.
- Publication:
-
IEEE Transactions on Nuclear Science
- Pub Date:
- December 1991
- DOI:
- 10.1109/23.124140
- Bibcode:
- 1991ITNS...38.1514K
- Keywords:
-
- Cmos;
- Computerized Simulation;
- Error Analysis;
- Integrated Circuits;
- Single Event Upsets;
- Transient Response;
- Gates (Circuits);
- Latch-Up;
- Microprocessors;
- Random Access Memory;
- Response Time (Computers);
- Electronics and Electrical Engineering