Random logic oxide screening methods

This report covers the work performed on the Random Logic Oxide Screening Methods study in which techniques were investigated to improve oxide reliability screening methods in CMOS random logic devices. This effort included modeling of time dependent dielectric breakdown in state-of-the-art gate oxides, development of both internal and external screening techniques, and the performance of a screen and accelerated life test to verify predicted screening effects.