Functional tests of digital integrated circuits

Methods to generate test vectors for large scale integration circuits are presented. The rules of testable circuit design are discussed. Heuristic rules are introduced to apply the general testability theory to generate test vectors. Following the definition of pseudo-exhaustive tests, the difficulties of the optimal partition problem are evaluated and an efficient partition method is proposed. The potential increase in test rapidity and efficiency is discussed.