VLSI limitations from drain-induced barrier lowering
Abstract
Drain-induced barrier lowering (DIBL) determines the ultimate proximity of surface diffusions and qualifies as one of the fundamental electrical limitations for VLSI. The important design parameters relating to DIBL are investigated using a numerical two-dimensional model, and a simple conceptual model is introduced as an aid for understanding the results. Under normal operating conditions of an IGFET, DIBL produces surface (rather than bulk) injection at the source. Comparison of a base case with a scaled design reveals that simple linear scaling by itself is insufficient for holding DIBL to a tolerable amount.
- Publication:
-
IEEE Journal of Solid-State Circuits
- Pub Date:
- April 1979
- DOI:
- 10.1109/JSSC.1979.1051189
- Bibcode:
- 1979IJSSC..14..383T
- Keywords:
-
- Barrier Layers;
- Field Effect Transistors;
- Large Scale Integration;
- P-N Junctions;
- Volt-Ampere Characteristics;
- Current Distribution;
- Film Thickness;
- Oxide Films;
- Surface Diffusion;
- Two Dimensional Models;
- Electronics and Electrical Engineering