Testing Concepts of Advanced Rad-Hard SoC
Abstract
Advanced System on Chip (SoC) devices for space applications require very high reliability and quality, while maintaining high performance. They require high integration level, high speed, and immunity to all radiation effects. Protecting against soft errors leads to an increased number of memory bits, increased gate count and die size and higher power. On top of that, the need for high quality by high test coverage requires special testability features like SCAN, and extensive memory access.The use of Iddq testing provides significant improvement of test coverage, forcing some design restrictions. It provides additional test coverage, beyond the coverage of conventional tests and without stressing the devices. The production test includes also high voltage stress (HVS) procedure that stresses some of the failure mechanisms. By comparing Iddq before and after the HVS, it is possible to detect degradation at early stage, even before the functional failure has developed, which makes it efficient screening method.The methodology for covering almost all failure mechanisms in the SRAMs is based on internal testability features and on test patterns based on MARCH-C algorithm.The key concepts employed for testing of some rad-hard space SoC devices are described in this paper.
- Publication:
-
DASIA 2012 - DAta Systems In Aerospace
- Pub Date:
- August 2012
- Bibcode:
- 2012ESASP.701E..22L