Pulse-train residue arithmetic circuit using multiple-valued charge-coupled devices and its application to digital filter

A new design method of compact residue arithmetic circuit using multiple-valued charge-coupled devices (CCD's) is proposed. The multiple-valued ring counter for the residue arithmetic is designed by using the CCD's. Because the structure of the counter is very simple, it is effectively used as the basic component to construct the residue arithmetic circuit. The modulo-m addition is performed by shifting the modulo-m multiple-valued ring counter, and the coefficient multiplication is done by converting the multiple-valued code between the counters. The most important advantages of the proposed adder and multiplier are the compact hardware and the uniform operating time, so that these arithmetic circuits can be effectively employed for the pipelining digital signal processing system. Finally, it is demonstrated that the hardware complexity of the digital filter constructed with the quaternary logic CCD's can be reduced to 70% compared with the corresponding binary implementation.