Upset response testing of MSI integrated circuits

This study developed a standard test method for determining the upset response threshold of MSI integrated circuits. Differences in the upset response of internal logic cells were found that were caused by geometrical differences in the design and layout of internal transistors. An analysis method was developed and incorporated into the test standard which can identify these sensitive locations, providing a basis for selecting operating conditions for upset response testing.