A new phase accumulator approach to frequency synthesis

The use of a digital phase accumulator for indirect frequency synthesis is described. The digital phase accumulator generates a train of nearly equally spaced digital pulses with a frequency proportional to a given binary control word. A phase-locked-loop (PLL) performs a fixed multiplication on the phase accumulator output frequency and reduces output phase noise by loop filtering and analog phase compensation.